发明名称 |
SYSTEM AND METHOD FOR IMPLEMENTING A MICRO-STEPPING DELAY CHAIN FOR A DELAY LOCKED LOOP |
摘要 |
A delay locked loop for use in an integrated circuit device includes a coarse delay chain in series with a micro-stepped delay chain. The coarse delay chain includes a plurality of coarse delay units configured for selectively providing a coarse delay with respect to an input clock signal, and the micro-stepped delay chain is configured for selectively providing a fine delay adjustment with respect to the input clock signal. The micro-stepped delay chain further includes a plurality of parallel signal paths, wherein one or more of the parallel signal paths are capacitively loaded so as to provide the fine delay adjustment.
|
申请公布号 |
US2005184775(A1) |
申请公布日期 |
2005.08.25 |
申请号 |
US20040708287 |
申请日期 |
2004.02.23 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
PILO HAROLD;WISTORT REID A. |
分类号 |
H03K5/00;H03K5/13;H03L7/06;H03L7/081;(IPC1-7):H03L7/06 |
主分类号 |
H03K5/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|