| 摘要 |
A vector processing apparatus includes a main memory, an instruction issuing section, an overtaking control circuit and an instruction executing section. The instruction issuing section sequentially issues instructions. A first instruction of the instructions is issued, and then a second instruction thereof is issued, a fourth instruction thereof is issued before a third instruction thereof which is issued after the second instruction. The overtaking control circuit outputs the instructions received from the instruction issuing section to the instruction executing section in an order determined based on whether each of the first and second instructions as two of the received instructions belongs to a first specific instruction group, whether each of the first and second instructions belongs to a second specific instruction group in the first specific instruction group, whether the fourth instruction as one of the received instructions is a fourth specific instruction group, whether a third instruction as one of the received instructions belongs to a third specific instruction group, and whether an address area of the main memory relating to the third instruction and an address area of the main memory relating to each of the first and second instructions do not overlap at all. The -92-instruction executing section executes the instructions received from the overtaking control circuit in an order of reception and to access the main memory in response to each of first to third instructions of the instructions. |
