发明名称 |
Apparatus and methods for sharing cache among processors |
摘要 |
A processing system including a plurality of processors, a cache data array, and a crossbar interface connecting the processors with the cache data array. Each processor includes a tag array mapped to the cache data array. In another embodiment, the cache data array includes a plurality of sub-arrays accessible via a plurality of ports of the crossbar interface. The system allows an upper-level cache data array to be shared among processors while cache latency is reduced.
|
申请公布号 |
US6931489(B2) |
申请公布日期 |
2005.08.16 |
申请号 |
US20020217068 |
申请日期 |
2002.08.12 |
申请人 |
HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P. |
发明人 |
DELANO ERIC;NAFFZIGER SAMUEL DAVID |
分类号 |
G06F12/00;G06F12/08;(IPC1-7):G06F12/08 |
主分类号 |
G06F12/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|