发明名称 Barrier in gate stack for improved gate dielectric integrity
摘要 A barrier layer comprising silicon mixed with an impurity is disclosed for protection of gate dielectrics in integrated transistors. In particular, the barrier layer comprises silicon incorporating nitrogen. The nitrogen can be incorporated into an upper portion of the gate polysilicon during deposition, or a silicon layer doped with nitrogen after silicon deposition. The layer is of particular utility in conjunction with CVD tungsten silicide straps.
申请公布号 US6930363(B2) 申请公布日期 2005.08.16
申请号 US20040901552 申请日期 2004.07.27
申请人 MICRON TECHNOLOGY, INC. 发明人 JENG NANSENG;AHMAD AFTAB
分类号 H01L21/28;H01L21/8234;H01L29/49;(IPC1-7):H01L29/94 主分类号 H01L21/28
代理机构 代理人
主权项
地址