发明名称 Amplitude detection for controlling the decision instant for sampling as a data flow
摘要 A circuit for generating a digital data signal from an analog input data signal is disclosed. The circuit comprises a master-slave flip-flop with a clock input for receiving the analog input data signal, an amplitude detecting circuit for detecting the amplitude of the analog input data signal and generating an amplitude detection signal in response thereto, and a phase shifting circuit responsive to the amplitude detection signal for supplying a phase shifted signal to the clock input of the master-slave flip-flop. The circuit may further include a clock recovery circuit for generating a recovered clock signal from a clock signal contained in the analog input data signal. The recovered clock signal may be supplied to the amplitude detecting circuit, or a feedback loop may supply the phase shifted clock signal to the amplitude detecting circuit.
申请公布号 US6930628(B2) 申请公布日期 2005.08.16
申请号 US20020138672 申请日期 2002.05.03
申请人 COREOPTICS, INC. 发明人 REINHOLD MARIO;ROSE EDUARD;KUNZ FRANK
分类号 G11B20/10;G11B20/14;H03L7/00;H03L7/06;H03L7/081;H04L7/02;H04L7/033;(IPC1-7):H03M1/12;H03D3/24 主分类号 G11B20/10
代理机构 代理人
主权项
地址