| 摘要 |
PROBLEM TO BE SOLVED: To further improve the processing performance of an information processor while keeping a cache capacity or a main storage configuration in the same state. SOLUTION: Instead of directly connecting a block map circuit to the output of an arithmetic unit, a first block map circuit is mounted between the arithmetic unit and a data cache, so that an address not subjected to block map is carried to an internal bus. Thereafter, a second block map circuit is mounted on an external memory control circuit. Accordingly, the mapping patterns of the first block map circuit and the second block map circuit can be independently set. COPYRIGHT: (C)2005,JPO&NCIPI
|
