发明名称 Mechanism in a microprocessor for executing native instructions directly from memory
摘要 An microprocessor apparatus and method are provided for executing native instructions directly from memory. The apparatus includes instruction translation logic and bypass logic. The instruction translation logic retrieves macro instructions provided via an external instruction bus, and translates each of the macro instructions into associated native instructions for execution. If a first form of a first macro instruction is retrieved, the instruction translation logic directs the microprocessor to enable a native bypass mode and indicates such by asserting a first bit within a control register. The bypass logic is coupled to the instruction translation logic. The bypass logic accesses the first bit within the control register to determine if the native bypass mode has been enabled, and detects wrapper macro instructions and, upon detection of the wrapper macro instructions, disables the instruction translation logic, and provides the native instructions for execution by the microprocessor, thereby bypassing the instruction translation logic.
申请公布号 EP1557754(A2) 申请公布日期 2005.07.27
申请号 EP20040255589 申请日期 2004.09.15
申请人 IP-FIRST LLC 发明人 HENRY, G. GLENN;MARTIN-DE-NICOLAS, ARTURO;PARKS, TERRY
分类号 G06F9/30;G06F9/318;(IPC1-7):G06F9/30 主分类号 G06F9/30
代理机构 代理人
主权项
地址