发明名称 ERROR-EXAMINING METHOD FOR MONITOR CIRCUIT
摘要 A monitor circuit has a first detection module for detecting an input signal and for generating a first examining signal according to the input signal, a second detection module electrically connected to the first detection module for generating an output signal according to the first examining signal, and a control unit electrically connected to the first and the second detection modules selectively for controlling the second detection module to generate the output signal according to the first examining signal, for controlling the first detection module to monitor the output and to generate a second examining signal, or for comparing the first examining signal with the second examining signal so as to determine if the monitor circuit is functioning normally.
申请公布号 US2005160323(A1) 申请公布日期 2005.07.21
申请号 US20040709052 申请日期 2004.04.08
申请人 WU YI-CHANG;CHEN YI-HSON;CHAN SEN-TA 发明人 WU YI-CHANG;CHEN YI-HSON;CHAN SEN-TA
分类号 G01R19/145;G06F11/00;G06F11/24;(IPC1-7):G06F11/00 主分类号 G01R19/145
代理机构 代理人
主权项
地址