发明名称 Vectored interrupt control within a system having a secure domain and a non-secure domain
摘要 There is provided an apparatus for processing data, said apparatus comprising: a processor operable in a plurality of modes and either a secure domain or a non-secure domain including: at least one secure mode being a mode in said secure domain; and at least one non-secure mode being a mode in said non-secure domain; wherein when said processor is executing a program in a secure mode said program has access to secure data which is not accessible when said processor is operating in a non-secure mode; and a vectored interrupt controller operable to generate an exception handler address for supply to said processor in response to occurrence of an exception condition in accordance with programmable parameters specifying: for each of a plurality of exception conditions, a domain value indicating whether said exception condition should trigger an exception handler in said secure domain or said non-secure domain; for each of said plurality of exception conditions, an exception handler address for use if said exception condition occurs when said processor is operating in that one of said secure domain and said non-secure domain indicated by said domain value; and at least one domain switching exception handler address shared between said plurality of exception conditions for use if said exception condition occurs when said processor is not operating in that one of said secure domain and said non-secure domain indicated by said domain value.
申请公布号 US2005160210(A1) 申请公布日期 2005.07.21
申请号 US20030714562 申请日期 2003.11.17
申请人 ARM LIMITED 发明人 WATT SIMON C.;DORNAN CHRISTOPHER B.;ORION LUC;CHAUSSADE NICOLAS;BELNET LIONEL;BROCHIER STEPHANE E.S.;MANSELL DAVID H.;CALLAN JONATHAN S.
分类号 G06F9/48;G06F13/24;(IPC1-7):G06F13/24 主分类号 G06F9/48
代理机构 代理人
主权项
地址