发明名称 Streamlined IC mask layout optical and process correction through correction reuse
摘要 An EDA tool is provided with an OPC module that performs optical and/or process pre-compensations on an IC mask layout in a streamlined manner, reusing determined corrections for a first area on a second area, when the second area is determined to be equivalent to the first area for OPC purposes. The OPC module performs the correction on the IC mask layout on an area-by-area basis, and the corrections are determined iteratively using model-based simulations, which in one embodiment, include resist model-based simulations as well as optical model-based simulations.
申请公布号 US2005160388(A1) 申请公布日期 2005.07.21
申请号 US20040842050 申请日期 2004.05.07
申请人 MENTOR GRAPHICS CORPORATION 发明人 COBB NICOLAS B.
分类号 G03F1/08;G03F1/14;G03F7/20;G06F17/50;H01L21/027;(IPC1-7):G06F17/50 主分类号 G03F1/08
代理机构 代理人
主权项
地址