Parallel converter topology for reducing non-linearity errors

摘要

A parallel DAC topology reduces systematic linearity errors by offsetting the digital codes inputted to the individual DACs from one another. Linearity errors that would normally add together are thus reduced.