发明名称 MEMORY ACCESS CONTROL CIRCUIT
摘要 PROBLEM TO BE SOLVED: To reduce a circuit size by reducing performance deterioration of a CPU to shorten an access cycle to a memory, if two or more access sources to the memory exist, in a memory access control circuit capable of performing access control to the memory. SOLUTION: Between an image compression device 3 and the memory access control circuit 5, a bus 8 dedicated to images is provided independently of a CPU bus 7, and the image compression device 3 can get access to the memory 4 independently of access from the CPU 1 to the memory 4. In addition, by continuous access determination and by including a bus sizing function, the shortening of the access cycle is realized, and the circuit size can be reduced by using signal input from the outside to generate refresh timing to the memory 4. COPYRIGHT: (C)2005,JPO&NCIPI
申请公布号 JP2005190092(A) 申请公布日期 2005.07.14
申请号 JP20030429467 申请日期 2003.12.25
申请人 MATSUSHITA ELECTRIC IND CO LTD 发明人 MURAKAMI SHINICHI
分类号 G06F12/00;G06F12/02;G06F12/06;G06F13/36;G06F13/362;H04N7/173;(IPC1-7):G06F12/00 主分类号 G06F12/00
代理机构 代理人
主权项
地址