发明名称 |
Circuit arrangement for generating a digital clock signal |
摘要 |
The arrangement has a capacitance which is alternately charged and discharged via two FET transistors. The voltage present at the capacitance is fed to positive input (52) of a comparator (50). The output voltage of the comparator, representing a digital clock signal is fed back to the input of an inverter (40) for providing two switching thresholds and to the gate terminals of the FET transistors.
|
申请公布号 |
EP1553701(A1) |
申请公布日期 |
2005.07.13 |
申请号 |
EP20040090497 |
申请日期 |
2004.12.17 |
申请人 |
INFINEON TECHNOLOGIES AG |
发明人 |
MARTIN, FRIEDRICH;GREWING, CHRISTIAN;MALIK, RASHID LATIF |
分类号 |
H03K3/0231;H03K3/03;(IPC1-7):H03K3/03 |
主分类号 |
H03K3/0231 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|