发明名称 PHYSICAL LAYER CIRCUIT, DATA TRANSFER CONTROLLER AND ELECTRONIC EQUIPMENT
摘要 <p><P>PROBLEM TO BE SOLVED: To provide a physical layer circuit and a data transfer controller, capable of reducing power unnecessarily consumed before connection of a USB cable, and to provide electronic equipment including it. <P>SOLUTION: This physical layer circuit includes: a VBUS detection circuit 100 activating a VBUS detection signal VBDET when a VBUS voltage exceeds a prescribed voltage; a reception circuit 30 performing reception processing by use of signals DP, DM; and a reception control circuit 110 outputting an enable signal to the reception circuit 30. When the signal VBDET is non-active, the reception control circuit 110 non-activates enable signals COMPENB, SEENB1, SEENB2 to bring the reception circuit 30 into a disable state. When the signal VBDET is non-active even if signals FCOMPENB, FSEENB1, FSEENB2 set by a processing part are active, the signals COMPENB, SEENB1, SEENB2 are made to be non-active. <P>COPYRIGHT: (C)2005,JPO&NCIPI</p>
申请公布号 JP2005182385(A) 申请公布日期 2005.07.07
申请号 JP20030421082 申请日期 2003.12.18
申请人 SEIKO EPSON CORP 发明人 KASAHARA SHOICHIRO
分类号 G06F1/32;G06F1/28;G06F3/00;G06F13/00;G06F13/40;(IPC1-7):G06F3/00 主分类号 G06F1/32
代理机构 代理人
主权项
地址