发明名称 |
DATA TRANSFER ERROR CHECKING |
摘要 |
A network interface controller implementation that performs direct data placement to memory where all segments of a particular connection are aligne d, i.e. cuts-through without accessing reassembly buffers (i.e., a "Fast" connection type), or if all segments are non~aligned moves data through reassembly buffers (i.e., a "Slow" connection type). The type of connection can change from Fast to Slow and back. The implementation preferably conduct s CRC validation for a majority of inbound DDP segments in the Fast connection before sending a TCP acknowledgement confirming segment reception. The metho d of computing a CRC value according to the present invention assumes that eac h TCP segment starts with an aligned DDP segment and that the first two bytes of a TCP payload is an MPA length field of an MPA frame.
|
申请公布号 |
CA2548085(A1) |
申请公布日期 |
2005.07.07 |
申请号 |
CA20042548085 |
申请日期 |
2004.12.08 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
SHALEV, LEAH;MAKHERVAKS, VADIM;MACHULSKY, ZORIK;BIRAN, GIORA |
分类号 |
H04L1/22;H04L29/08 |
主分类号 |
H04L1/22 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|