发明名称 |
EEPROM and flash EEPROM |
摘要 |
An EEPROM memory cell uses PMOS type floating gate transistor formed in a n-well, where the floating gate is routed over a p- diffused region formed in the n-well to form a control capacitor. The PMOS floating gate transistor uses a p-type diffused region below the p+ active region forming the drain to provide a higher breakdown voltage. Cell programming can be performed through hot-electron injection, with the electric field across the control capacitor to aid injection into the floating gate. FN erasure is achieved by taking the potential of the n-well to the programming voltage while holding the potential of the control capacitor at a low voltage.
|
申请公布号 |
US2005145922(A1) |
申请公布日期 |
2005.07.07 |
申请号 |
US20030748497 |
申请日期 |
2003.12.30 |
申请人 |
FARLEY JOSEPH;MITROS JOZEF;MORTON ALEC;TODD ROBERT |
发明人 |
FARLEY JOSEPH;MITROS JOZEF;MORTON ALEC;TODD ROBERT |
分类号 |
G11C16/04;H01L21/8247;H01L27/115;H01L29/788;H01L29/792;(IPC1-7):H01L29/788 |
主分类号 |
G11C16/04 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|