发明名称 |
Semiconductor memory device of bit line twist system |
摘要 |
A semiconductor memory device adopting a bit line twist system in which at least a part of bit lines are twisted, includes memory cell arrays each having a plurality of memory cells to store data, redundancy cell arrays each having a plurality of redundancy cells to replace a defective cell in the memory cell array, and a control circuit which performs control to invert a direction of the data. The device further includes an inversion circuit which inverts the direction of the data, in accordance with the control by the control circuit.
|
申请公布号 |
US2005141297(A1) |
申请公布日期 |
2005.06.30 |
申请号 |
US20040978457 |
申请日期 |
2004.11.02 |
申请人 |
HAYASHI SHINTARO;SATOH MANABU;YOSHIHARA MASAHIRO;KANAGAWA NAOAKI;KAWABATA MAMI |
发明人 |
HAYASHI SHINTARO;SATOH MANABU;YOSHIHARA MASAHIRO;KANAGAWA NAOAKI;KAWABATA MAMI |
分类号 |
G11C29/04;G11C7/10;G11C7/18;G11C11/401;G11C11/4097;G11C29/00;(IPC1-7):G11C7/00 |
主分类号 |
G11C29/04 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|