| 摘要 |
<p>The present invention relates to a frequency multiplying arrangement (10) comprising a transistor arrangement with a first and a second transistor (T1, T2), each with an emitter (e), a base (b) and a collector (c), a voltage (current) source, output means for extracting an output signal (Vout) comprising a multiplied output frequency harmonic of an input signal (Vin), and impedance means. The impedance means comprises a first impedance means (3) connected to the collectors of the respective transistors, the transistors operating in phase opposition, and the waveform of the current for each transistor is half wave shaped such that the transistor is conducting only the half of each period, and the output signal (Vout) is extracted (P) between the first impedance means (3; 31; 32; 33; 34; 35) and the collectors (c) of the transistors.</p> |
