LOW POWER PROGRAMMING TECHNIQUE FOR A FLOATING BODY MEMORY TRANSISTOR, MEMORY CELL, AND MEMORY ARRAY

摘要

The present invention is directed to a memory cell, architecture, and/or array and/or technique of writing or programming data into the memory cell (for example, a technique to write or program a logic low or State "0" in a memory cell employing an electrically floating body transistor). In this regard, the present invention programs a logic low or State "0" in the memory cell while the electrically floating body transistor is in the "OFF" state or substantially "OFF" state (for example, when the device has no (or practically no) channel and/or channel current between the source and drain). In this way, the memory cell may be programmed whereby there is little to no current/power consumption by the electrically floating body transistor and/or from memory array having a plurality of electrically floating body transistors.