发明名称 |
Chip protection register lock circuit in a flash memory device |
摘要 |
A chip protection register lock circuit uses a plurality of lock bits in a lock bit register. If the register contains N bits, N/2 bits of the register are coupled to an erase circuit and the remaining N/2 bits are coupled to a programming circuit. After the chip protection register is programmed, the group of N/2 bits coupled to the erase circuit are erased and the remaining N/2 bits are programmed such that an alternating pattern of logical ones and zeros are in the lock bit register. A read and compare circuit generates a lock indication if the alternating pattern is present.
|
申请公布号 |
US2005138274(A1) |
申请公布日期 |
2005.06.23 |
申请号 |
US20040854397 |
申请日期 |
2004.05.26 |
申请人 |
MICRON TECHNOLOGY, INC. |
发明人 |
SANTIS LUCA D.;VALI TOMMASO |
分类号 |
G06F12/14;(IPC1-7):G06F12/14 |
主分类号 |
G06F12/14 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|