发明名称 |
SDRAM with command decoder coupled to address registers |
摘要 |
A memory circuit ( 14 ) having features specifically adapted to permit the memory circuit ( 14 ) to serve as a video frame memory is disclosed. The memory circuit ( 14 ) contains a dynamic random access memory array ( 24 ) with buffers ( 18, 20 ) on input and output data ports ( 22 ) thereof to permit asynchronous read, write and refresh accesses to the memory array ( 24 ). The memory circuit ( 14 ) is accessed both serially and randomly. An address generator ( 28 ) contains an address buffer register ( 36 ) which stores a random access address and an address sequencer ( 40 ) which provides a stream of addresses to the memory array ( 24 ). An initial address for the stream of addresses is the random access address stored in the address buffer register ( 36 ).
|
申请公布号 |
US6910096(B2) |
申请公布日期 |
2005.06.21 |
申请号 |
US20030452339 |
申请日期 |
2003.06.02 |
申请人 |
TEXAS INSTRUMENTS INCORPORATED |
发明人 |
HASHIMOTO MASASHI;FRANTZ GENE A.;MORAVEC JOHN VICTOR;DOLAIT JEAN-PIERRE |
分类号 |
G11C7/10;G11C8/02;H04B7/185;(IPC1-7):G11C8/00;G06F12/02 |
主分类号 |
G11C7/10 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|