发明名称 |
Method for suppressing even order harmonics in a device that utilizes transconductors |
摘要 |
A method for calibrating a low pass filter is disclosed. The low pass filter comprises a plurality of transconductor cells. The method comprises generating a test signal to the low pass filter and suppressing even-order harmonics due to transistor mismatches within the plurality of transconductor cells. By adding a small number of transistors, the mismatch-induced even order harmonics can be greatly reduced. Even-order harmonics are minimized through the application of a control voltage. A method for calibrating against transistor mismatch utilizing a CMOS transconductor that is based on the regulated cascode topology is disclosed. The method is designed to provide suppression of the even-order harmonics, a very small increase in power and a silicon area of the transconductor cell. A well-defined offset is provided by biasing one of the mismatched transistors.
|
申请公布号 |
US6909292(B1) |
申请公布日期 |
2005.06.21 |
申请号 |
US20030621767 |
申请日期 |
2003.07.16 |
申请人 |
ATHENA SEMICONDUCTORS, INC. |
发明人 |
KAVADIAS SPYROS;GEORGANTAS THEODORE |
分类号 |
H03H11/12;(IPC1-7):C01R27/00 |
主分类号 |
H03H11/12 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|