发明名称 Method for path searching and verification
摘要 The present application describes a new path search and verification method and apparatus for identifying and selecting one or more delays for a receiver. A front-end receiver receives a signal having one or more signal images, where each signal image has a corresponding signal delay. A tree generator builds a hierarchical delay tree from a plurality of delay nodes, each corresponding to one of the signal delays. A tree searcher searches through the delay tree to identify one or more surviving delay nodes, where each surviving delay node corresponds to a candidate delay for the receiver. The receiver may also include a state machine comprising a plurality of ordered states for providing candidate delays for the receiver. The state machine stores the candidate delays and shifts the candidate delays between states within the state machine based on the latest results from the tree searcher.
申请公布号 US2005130616(A1) 申请公布日期 2005.06.16
申请号 US20030736122 申请日期 2003.12.15
申请人 KHAYRALLAH ALI S.;COZZO CARMELA;BOTTOMLEY GREGORY E. 发明人 KHAYRALLAH ALI S.;COZZO CARMELA;BOTTOMLEY GREGORY E.
分类号 H04B1/707;(IPC1-7):H04B7/00 主分类号 H04B1/707
代理机构 代理人
主权项
地址