Data element size control within parallel lanes of processing

摘要

Within a SIMD processor (2) data processing instructions are provided which specify parallel lanes of processing to be performed upon respective data elements. The data elements are permitted to vary in size whilst the number of processing lanes remain constant. Thus, the destination register size for a multiplication may be double the source register size. Differences in register size resulting from addition may also be accounted for.