发明名称 Reconfigurable trace cache
摘要 According to one embodiment a computer system is disclosed. The computer system includes a microprocessor and a chipset coupled to the microprocessor. The microprocessor removes stale branch instructions prior to the execution of a first cache line by finding existing branch prediction data for the first cache line.
申请公布号 US2005125613(A1) 申请公布日期 2005.06.09
申请号 US20030726838 申请日期 2003.12.03
申请人 KIM SANGWOOK;ADHIKARI DHANANJAY;YOAZ ADI 发明人 KIM SANGWOOK;ADHIKARI DHANANJAY;YOAZ ADI
分类号 G06F9/38;G06F12/00;(IPC1-7):G06F12/00 主分类号 G06F9/38
代理机构 代理人
主权项
地址