| 摘要 |
<p>A trellis decoding system (1) for use in processing a High Definition Television signal. The trellis decoding system includes a traceback unit (33) that identifies a sequence of antecedent trellis states in accordance with a state transition trellis. A branch metric computer (2) includes eight discrete subunits (3), one for each possible trellis state. Each subunit (3) generates two output bits (14, 15) indicative of the two trellis branches exiting the trellis state represente by that particular subunit (3). An add-compare-select unit (8) includes eight discrete subunits (23), each associated with a particular trellis state. Each subunit (23) includes as an input two bits (28, 29) received from the branch metric computer (2) and as an output two bits (6, 31). Bit 31 is chosen from 28 and 29. Bit 6 is chosen from the branch metric information (26, 27) input to each subunit (23). A traceback control and memory unit (33) includes an N to 1 multiplier (49) which receives as an input the output bits (6, 31) from the add-compare-select unit (8). The present system offers a hardware reduction from prior art.</p> |
