发明名称 Method of fabricating a high performance MOSFET device featuring formation of an elevated source/drain region
摘要 A method of fabricating a MOSFET device featuring a raised source/drain structure on a heavily doped source/drain region as well as on a portion of a lightly doped source/drain (LDD), region, after removal of an insulator spacer component, has been developed. After formation of an LDD region a composite insulator spacer, comprised of an underlying silicon oxide spacer component and an overlying silicon nitride spacer component, is formed on the sides of a gate structure. Formation of a heavily doped source/drain is followed by removal of the silicon nitride spacer resulting in recessing of, and damage formation to, the heavily doped source/drain region, as well as recessing of the gate structure. Removal of a horizontal component of the silicon oxide spacer component results in additional recessing of the heavily doped source/drain region, and of the gate structure. A selective epitaxial growth procedure is then used to form a raised, single crystalline silicon structure on the recessed and damaged heavily doped source/drain and LDD regions, while a polycrystalline silicon structure is grown on the underlying recessed gate structure. Metal silicide is then formed on the raised, single crystalline silicon structure and on the polycrystalline silicon structure.
申请公布号 US6902980(B2) 申请公布日期 2005.06.07
申请号 US20030455038 申请日期 2003.06.05
申请人 TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD. 发明人 WANG YIN-PIN;CHANG CHIH-SHENG
分类号 H01L21/336;H01L29/78;(IPC1-7):H01L21/336 主分类号 H01L21/336
代理机构 代理人
主权项
地址