发明名称 Method of manufacturing semiconductor device having wires and interconnection contacts
摘要 A second insulating layer is formed on a first insulating layer. A plurality of stacks each including a bit line and a bit line mask are formed on the second insulating layer. A third insulating layer is formed overlying the second insulating layer to fill gaps between the plurality of stacks. A hard mask layer is formed on the third insulating layer. A photoresist pattern is formed on the hard mask layer. The photoresist pattern has an opening region that intersects the plurality of stacks. The hard mask layer and the third insulating layer are sequentially etched, using the photoresist pattern as an etching mask, thereby forming a hard mask pattern and forming a recess in the third insulating layer. The recess exposes a portion of upper sidewalls of the bit line mask. Spacers are formed on the exposed upper sidewalls of the bit line mask.
申请公布号 KR100493060(B1) 申请公布日期 2005.06.02
申请号 KR20030028004 申请日期 2003.05.01
申请人 发明人
分类号 H01L21/28;H01L21/4763;H01L21/60;H01L21/8242 主分类号 H01L21/28
代理机构 代理人
主权项
地址
您可能感兴趣的专利