发明名称 Reset circuit
摘要 There is provided a reset circuit for reducing current consumption during resetting. A reset circuit 20 is constituted in such a manner that a pulse generation circuit 22 for generating a reset pulse signal (PRSTN) 50 from a reset signal input to an input terminal (RSTN) is connected to a plurality modules 10, 12, 14 , a register 40 arranged in the module 10 is initialized based on the reset pulse signal (PRSTN) 50 , a register 42 arranged in the module 12 of a next stage is initialized based on a module reset signal (MRSTN) 60 output from a control circuit 30 arranged in the module 10 of a previous stage, and a register 44 arranged in each of modules of stages thereafter, e.g., the module 14 , is initialized based on a module reset signal (MRSTN) output from a control circuit 32 arranged in the module 12 of a previous stage.
申请公布号 US2005116754(A1) 申请公布日期 2005.06.02
申请号 US20040812923 申请日期 2004.03.31
申请人 OKI ELECTRIC INDUSTRY CO., LTD. 发明人 ICHIKAWA TAKESHI
分类号 G06F1/24;H03K17/22;H03L7/00;(IPC1-7):H03L7/00 主分类号 G06F1/24
代理机构 代理人
主权项
地址