发明名称 |
Digital signal transmission circuit and method of designing it |
摘要 |
A digital signal transmission circuit which uses a MOS type LSI ( 1 ) or the like having, e.g., an FET ( 3 ), and which is so configured that a step waveform produced from a transmission terminal such as an FET output terminal ( 4 ) reaches a reception terminal such as an FET input terminal ( 5 ) via a signal line. A signal line is added with a resistance component in a distributed manner at part or whole thereof. The resistance component may have set therein in advance a voltage drop due to the transmission loss of a signal line so that the amplitude of a transmission signal is damped at a reception terminal to a specified percentage of that at a transmission terminal. For example, it is preferable that the wire and wire length of a signal line be properly selected to serve as an addition to a resistance component so that a voltage drop is almost equal to ½ the amplitude of a transmission signal.
|
申请公布号 |
US2005110543(A1) |
申请公布日期 |
2005.05.26 |
申请号 |
US20040493778 |
申请日期 |
2004.12.27 |
申请人 |
TOUYA HIROKAZU;OGAWA MASASHI |
发明人 |
TOUYA HIROKAZU;OGAWA MASASHI |
分类号 |
H01L21/822;H01L21/82;H01L23/522;H01L23/64;H01L23/66;H01L27/04;H03K19/0175;H04L25/02;(IPC1-7):H03K5/01 |
主分类号 |
H01L21/822 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|