发明名称 CLAMPING AND DE-CLAMPING SEMICONDUCTOR WAFERS ON A J-R ELECTROSTATIC CHUCK
摘要 The present invention is directed to a method and a system for clamping a wafer to a J-R electrostatic chuck using a single-phase square wave AC clamping voltage. The method comprises determining a single-phase square wave clamping voltage for the J-R electrostatic chuck, wherein the determination is based, at least in part, on a minimum residual clamping force associated with the wafer and the electrostatic chuck and a surface topography of a leaky dielectric layer associated therewith. The wafer is placed on the electrostatic chuck; and the determined clamping voltage is applied to the electrostatic chuck, therein electrostatically clamping the wafer to the electrostatic chuck, wherein at least the minimum residual clamping force is maintained during a polarity switch of the single-phase square wave clamping voltage. The determination of the surface topography comprises a first gap and a second gap between the wafer and the electrostatic chuck and an island area ratio, wherein a difference in RC time constants associated with the respective first gap and second gap is provided such that at least the minimum residual clamping force is maintained during the polarity switch. Upon removal of the square wave clamping voltage, the de-clamping time is substantially reduced, and corresponds to the pulse width of the square wave clamping voltage.
申请公布号 WO2005027203(A3) 申请公布日期 2005.05.26
申请号 WO2004US29793 申请日期 2004.09.10
申请人 AXCELIS TECHNOLOGIES INC.;QIN, SHU;KELLERMAN, PETER 发明人 QIN, SHU;KELLERMAN, PETER
分类号 H01L21/683 主分类号 H01L21/683
代理机构 代理人
主权项
地址