| 摘要 |
In a system having multiple master devices coupled to a shared resource, methods and structure for a state machine based memory model associated with each bank of memory to provide an arbiter with information for generating optimal sequences of memory commands to enable improved memory subsystem bandwidth utilization. The memory model corresponding to each bank of memory emulates the latencies involved with switching of active rows or pages in the corresponding bank. Signals generated by the memory model are applied to the arbiter to enable the arbiter to efficiently determine the optimal timing for generation of memory access commands corresponding to that bank.
|
