发明名称 ELECTROMAGNETIC DELAY LINE INDUCTANCE ELEMENT
摘要 <p>[PROBLEMS] To provide an electromagnetic delay line inductance element which can be reduced in size like a chip shape, obtain a preferable coupling state, and easily obtain a desired delay characteristic. [MEANS FOR SOLVING THE PROBLEMS] Four inductors of spiral shape L0B, L2A, L2B, L4A are formed on one side of a first insulating substrate (15). The inductors L2A and L2B are connected in series. Four inductors of spiral shape L1A, L1B, L3A, L3B are formed on one side of a second insulating substrate (29). The inductors L1A and L1B are connected in series while the inductors L3A and L3B are connected in series. The first and the second insulating substrate (15, 29) are superimposed on each other so that the inductor L0B faces the inductor L1A, the inductor L1B faces the inductor L2A, the inductor L2B faces the inductor L3A, the inductor L3B faces the inductor L3A, and the inductor L3B faces the inductor L4A and they are respectively connected in series of positive connection. Each of the pairs of the inductors L1A and L1B, the inductors L2A and L2B, and the inductors L3A and L3B constitutes one-section inductor.</p>
申请公布号 WO2005041406(A1) 申请公布日期 2005.05.06
申请号 WO2004JP15225 申请日期 2004.10.15
申请人 ELMEC CORPORATION;KAMEYA, KAZUO 发明人 KAMEYA, KAZUO
分类号 H01F17/00;H03H7/34;(IPC1-7):H03H7/32;H01F27/00 主分类号 H01F17/00
代理机构 代理人
主权项
地址