发明名称 |
Method and structure for compact transistor array layout |
摘要 |
A method and structure for a compact transistor array layout is applied in a bipolar transistor integration process for equalizing distributed reactance in a wafer. The structure has a plurality of unitization elements with a first element and a second element for receiving an input signal. The first element and the second element are composed of a plurality of transistors. A plurality of wires used to feed the input signal in the unitization elements are arranged in multi-level branches manner. The wires can have predetermined resistance, capacitance, or inductance and the input signal is equidistant from the unitization elements. A multi-dimensional layout space is formed by arranging the unitization elements in order. The inventive structure can be applied in heterojunction bipolar transistor (HBT) or bipolar junction transistor (BJT) so that more transistors can be installed in a unit volume.
|
申请公布号 |
US2005082576(A1) |
申请公布日期 |
2005.04.21 |
申请号 |
US20040833036 |
申请日期 |
2004.04.28 |
申请人 |
WU CHING-KUO;WONG SHYH-CHYI |
发明人 |
WU CHING-KUO;WONG SHYH-CHYI |
分类号 |
G06F17/50;H01L27/10;H01L29/772;(IPC1-7):H01L27/10 |
主分类号 |
G06F17/50 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|