摘要 |
A Content Addressable Memory device with a bit line that is driven between first and second voltage levels depending on the state of a logic signal applied thereto. The magnitude of the voltage swing between the first and second voltage levels is reduced in comparison to other voltages of the Content Addressable Memory device, or in comparison to the voltage swing of prior art bit lines, so that effects associated with power dissipation by the bit line are reduced. The memory includes a plurality of match lines and a plurality of bit lines, each of the plurality of bit lines coupled to a bit line driver circuit adapted to provide a bit line voltage with reduced signal swing.
|