发明名称 Integration scheme using self-planarized dielectric layer for shallow trench isolation (STI)
摘要 A method for forming a trench isolation structure on a substrate. The method includes applying a pad oxide layer (226) on the substrate (224), applying a polysilicon layer (228) over the pad oxide layer, and applying a CVD anti-reflective coating (ARC) (230) over the polysilicon layer. A photoresist is formed on the CVD ARC and a trenched is etched at a desired location. One embodiment provides a method for depositing a trench oxide filling layer (300) on the trenched substrate utilizing the surface sensitivity of dielectric materials such as O3/TEOS to achieve a substantially self-planarized dielectric layer. Prior problems with porous trench fill, particular near trench corners, are obviated by use of the polysilicon layer. After deposition, an oxidizing anneal can be performed to grow a thermal oxide (307) at the trench surfaces and densify the dielectric material. A chemical mechanical polish can be used to remove the excess oxide material, including the porous regions.
申请公布号 US6875558(B1) 申请公布日期 2005.04.05
申请号 US20020049689 申请日期 2002.09.05
申请人 APPLIED MATERIALS, INC. 发明人 GAILLARD FREDERIC;GEIGER FABRICE;YIEH ELLIE Y.
分类号 C23C16/04;C23C16/40;H01L21/027;H01L21/285;H01L21/3105;H01L21/316;H01L21/762;(IPC1-7):G03F7/00 主分类号 C23C16/04
代理机构 代理人
主权项
地址