发明名称 |
ILD STACK WITH IMPROVED CMP RESULTS |
摘要 |
An ILD dielectric layer stack and method for forming the same, the method includes a semiconductor substrate including CMOS transistors with gate electrode portions; depositing a first layer including phosphorous doped SiO2 over the semiconductor substrate to a thickness sufficient to cover the gate electrode portions including intervening gaps; depositing a second layer of undoped SiO2 over and contacting the first layer to a thickness sufficient to leave a second layer thickness portion overlying the first layer following a subsequent oxide chemical mechanical polish (CMP) planarization process; carrying out the oxide CMP process to planarize the second layer and leave the second layer thickness portion; and forming metal filled local interconnects extending through a thickness portion of the first and second layers.
|
申请公布号 |
US2005070058(A1) |
申请公布日期 |
2005.03.31 |
申请号 |
US20030672769 |
申请日期 |
2003.09.26 |
申请人 |
TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD. |
发明人 |
HSIAW HAN-TI;JENG SHWANG-MING;WANG SHIH-MING;HSU FU-CHI |
分类号 |
H01L21/3105;H01L21/336;H01L21/768;H01L21/8234;H01L21/8238;(IPC1-7):H01L21/336 |
主分类号 |
H01L21/3105 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|