发明名称 |
Continuous self-verify of configuration memory in programmable logic devices |
摘要 |
A programmable logic device (PLD) such as an FPGA or CPLD is supplementally configured to verify the integrity of its configuration data during operation of the device. The programmable logic device includes a checksum calculation engine to calculate a checksum based upon the configuration data. A checksum comparator compares the calculated checksum to a previously-calculated checksum to verify the integrity of the configuration data.
|
申请公布号 |
US2005071730(A1) |
申请公布日期 |
2005.03.31 |
申请号 |
US20030676494 |
申请日期 |
2003.09.30 |
申请人 |
|
发明人 |
MOYER MARK;BYRNE JEFFREY |
分类号 |
G06F11/10;G11C16/20;H03M13/09;(IPC1-7):H03M13/00;G11C29/00 |
主分类号 |
G06F11/10 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|