发明名称 |
Fractional-r frequency synthesizer |
摘要 |
A fractional-R synthesizer having a divider (406) with rational increments and configurable in rational steps able to generate a plurality of frequencies in rational increments from a reference frequency. The fractional-R synthesizer is included in the feedback loop of a PLL. Preferably a Delta-Sigma modulator (412) is responsive to an input representing a fractional value and clocked by the output of said divider (406) to produce an output signal that modulates the divide ratio of the variable rational divider (406).
|
申请公布号 |
US2005063505(A1) |
申请公布日期 |
2005.03.24 |
申请号 |
US20040494322 |
申请日期 |
2004.11.01 |
申请人 |
DUBASH NOSHIR BEHLI;TSO ROBERT |
发明人 |
DUBASH NOSHIR BEHLI;TSO ROBERT |
分类号 |
G06F7/68;H03L7/099;H03L7/18;H03L7/197;(IPC1-7):H03D3/24 |
主分类号 |
G06F7/68 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|