发明名称 CURRENT SHUTDOWN CIRCUIT FOR ACTIVE BIAS CIRCUIT HAVING PROCESS VARIATION COMPENSATION
摘要 An integrated circuit biasing network for producing a predetermined level of bias current. A transistor produces a level of bias current corresponding to a predetermined input gate-source voltage applied to the field effect transistor. A control circuit is provided. A control circuit is connected to the field effect transistor and provides a current through a control current path to produce the field effect transistor input voltage. A compensation circuit is connected to the control circuit. The compensation circuit includes a compensation transistor of the same type as the field effect transistor. The compensation circuit operates the compensation transistor to divert current from said control path whereby process variations cause the compensation transistor to draw a current of a magnitude to provide an input voltage to the field effect transistor to enable such field effect transistor to produce said predetermined level of bias current.
申请公布号 KR20050026921(A) 申请公布日期 2005.03.16
申请号 KR20047017380 申请日期 2003.02.07
申请人 FAIRCHILD SEMICONDUCTOR CORPORATION 发明人 DEFALCO, JOHN, A.
分类号 G05F3/04;G05F1/46;H03F3/193;(IPC1-7):G05F3/20 主分类号 G05F3/04
代理机构 代理人
主权项
地址
您可能感兴趣的专利