发明名称 A POLYMER MEMORY HAVING A FERROELECTRIC POLYMER MEMORY MATERIAL WITH CELL SIZES THAT ARE ASYMMETRIC
摘要 <p>A polymeric memory and its method of manufacture are provided. One multi-layer construction of the polymer memory has two sets or word lines and a set of bit lines between the word lines. The word lines of each set of word lines have center lines that are spaced by a first distance from one another, and the bit lines have center lines spaced by a second distance from one another, the second distance being less than the first distance. Three masking steps are required to manufacture the three layers of lines. Older-technology machinery and masks are used to form the two layers of word lines, and new-technology machinery and masks are used to manufacture the bit lines. As such, only 33% of the machinery has to be upgraded for manufacturing one multi-layer construction. The entire polymer memory has four multi-layer constructions having a total of 12 layers of lines, of which four layers require new-technology machinery. The multi-layer constructions are formed on underlying electronics. The underlying electronics are constructed utilizing 28 masking steps, 4 of the 28 masking steps requiring new-technology machinery. As such, the manufacture of the entire polymer memory requires 40 masking steps, 8 of which require new-technology machinery. A 20% machinery upgrade is thus required for manufacturing the entire polymer memory, which is generally regarded as acceptable when upgrading machinery from one generation to the next.</p>
申请公布号 WO2005022549(A1) 申请公布日期 2005.03.10
申请号 WO2004US27218 申请日期 2004.08.20
申请人 INTEL CORPORATION;ISENBERGER, MARK 发明人 ISENBERGER, MARK
分类号 G11C11/22;(IPC1-7):G11C11/22 主分类号 G11C11/22
代理机构 代理人
主权项
地址