发明名称 |
Phase detector for a programmable clock synchronizer |
摘要 |
A phase detector in a programmable clock synchronizer for effectuating data transfer between first circuitry disposed in a first clock domain and second circuitry disposed in a second clock domain. The phase detector includes a series of flip flops disposed in parallel that sample the second clock signal with both a rising edge of the first clock signal and a falling edge of the first clock signal. By tracking movement in one-to-zero or zero-to-one transitions in the sampled clock signals, the phase detector is operable to determine the phase difference between the first and second clock signals.
|
申请公布号 |
US6864722(B2) |
申请公布日期 |
2005.03.08 |
申请号 |
US20030630298 |
申请日期 |
2003.07.30 |
申请人 |
HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P. |
发明人 |
ADKISSON RICHARD W. |
分类号 |
G06F1/10;G06F1/12;H03D13/00;H03L7/00;H04L7/00;H04L7/02;(IPC1-7):H03D13/00 |
主分类号 |
G06F1/10 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|