发明名称 |
System and method for dynamic power management using data buffer levels |
摘要 |
A power management system for digital circuitry uses data buffer monitoring to determine appropriate processor clock speed or voltage. This allows a processor to be switched from a low power state to a high power state when a monitored data buffer level feeding data to a power intensive application is greater than a second memory buffer level. The processor is switched from a high power state to a low power state when the monitored data buffer level is less than a first memory buffer level.
|
申请公布号 |
US6865653(B2) |
申请公布日期 |
2005.03.08 |
申请号 |
US20010024904 |
申请日期 |
2001.12.18 |
申请人 |
INTEL CORPORATION |
发明人 |
ZACCARIN ANDRE;PERING TREVOR;WIRASINGHE MARCO Y. |
分类号 |
G06F1/32;(IPC1-7):G06F1/26 |
主分类号 |
G06F1/32 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|