发明名称 |
Non-volatile semiconductor memory device |
摘要 |
A non-volatile semiconductor memory device having a write mode in which wrong writing is prevented surely. The storage device comprises a NAND cell comprising a plurality of memory transistors connected in series and also connected at one end via a select gate transistor CG1 to a bit line BL and at the other end via a select gate transistor SG2 to a common source line SL. A write voltage Vpgm is applied to a control gate of a selected memory transistor in the NAND cell and Vss is applied to the controls gates of non-select memory transistors each adjacent to the selected memory transistor to thereby write data into the select memory transistor. When a second memory transistor from the bitline BL side is selected in the writing operation, a medium voltage Vpass is applied to the control gate of a first non-selected memory transistor from the bit line BL side, and a medium voltage Vpass is applied to the control gates of third and subsequent non-selected memory transistors from the bit line BL side.
|
申请公布号 |
US2005047210(A1) |
申请公布日期 |
2005.03.03 |
申请号 |
US20040965775 |
申请日期 |
2004.10.18 |
申请人 |
KABUSHIKI KAISHA TOSHIBA |
发明人 |
MATSUNAGA YASUHIKO;YAEGASHI TOSHITAKE;ARAI FUMITAKA;SHIROTA RIICHIRO |
分类号 |
G11C16/02;G11C16/04;G11C16/06;G11C16/10;H01L21/8247;H01L27/115;H01L29/788;H01L29/792;(IPC1-7):G11C11/34 |
主分类号 |
G11C16/02 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|