发明名称 |
LDO regulator with wide output load range and fast internal loop |
摘要 |
A method and a circuit to achieve a low drop-out voltage regulator with a wide output load range has been achieved. A fast loop is introduced in the circuit. The circuit is internally compensated and uses a capacitor to ensure that the internal pole is more dominant than the output pole as in standard Miller compensation. The quiescent current is set being proportional to the output load current. No explicit low power drive stage is required. The whole output range is covered by one output drive stage. By that means the total consumption of quiescent or wasted current is reduced. An excellent PSRR is achieved due to load dependent bias current.
|
申请公布号 |
US6856124(B2) |
申请公布日期 |
2005.02.15 |
申请号 |
US20020191849 |
申请日期 |
2002.07.09 |
申请人 |
DIALOG SEMICONDUCTOR GMBH |
发明人 |
DEARN DAVID;MALCOLM JOHN STUART;PANNWITZ AXEL |
分类号 |
G05F1/575;(IPC1-7):G05F1/40 |
主分类号 |
G05F1/575 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|