发明名称 LITHOGRAPHIC EQUIPMENT FOR SEMICONDUCTOR DEVICE, AND LITHOGRAPHIC METHOD FOR SEMICONDUCTOR DEVICE USING THE EQUIPMENT
摘要 <P>PROBLEM TO BE SOLVED: To provide a lithographic equipment for a semiconductor device which controls a cost increase and reduction of yield to the minimum and can carry out lithography for a semiconductor device at high speed; and to provide a drawing method for the semiconductor device using the equipment. <P>SOLUTION: Using information obtained from the "context" of design, a figure of less importance is drawn with lower precision (but at a high speed); and even though its speed may drop significantly, the most important part is drawn by technique being able to secure sufficient precision. As a result of decision on which figure is important among them, they are classified into a plurality of levels. A predetermined level is further decided on the basis of a reference of required precision, classification into a precision higher than the predetermined level, and the precision lower than the predetermined level is carried out by data processing. If the important figure is only a small part of the whole, the method is carried out at a much higher speed, as compared with drawing the whole chip in multi-mode. The remaining figures of less importance can be drawn in a mode using fewer passes. <P>COPYRIGHT: (C)2005,JPO&NCIPI
申请公布号 JP2005039273(A) 申请公布日期 2005.02.10
申请号 JP20040206973 申请日期 2004.07.14
申请人 CADENCE DESIGN SYSTEMS INC 发明人 SCHEFFER LOUIS;YOSHIDA KENJI;ABE YOSHIKUNI;FUJIMURA AKI;PACK ROBERT
分类号 G03F7/20;G06F9/45;G06F9/455;G06F17/50;H01L21/027 主分类号 G03F7/20
代理机构 代理人
主权项
地址