发明名称 PACKET TRANSMISSION SYSTEM FOR STREAMED DATA WITH PARALELL CLOCK TRANSMISSION LINE
摘要 A data communication system for communicating an input streamed data signal having an associated clock signal including at least two data handling nodes each having a physical layer interface device and a balanced line interface device, a transmitting one of the data handling nodes being arranged to transmit the input data signal to a receiving one of the data handling nodes; and a twisted-pair wired connection linking the data handling nodes, the wired connection comprising a cable providing at least two parallel data transmission paths between the data handling nodes; in which: at the transmitting node, the input data signal is supplied to the physical layer interface device for packeted transmission via one data transmission path of the wired connection to the receiving node; and the clock signal associated with the input data signal is supplied to the balanced line interface device for substantially continuous transmission via another of the data transmission paths to the receiving node; and at the receiving node, the received clock signal is supplied to the balanced line interface device for recovery and the packeted data signal is supplied to the physical layer interface device for conversion back to a streamed data signal.
申请公布号 EP1502399(A2) 申请公布日期 2005.02.02
申请号 EP20030709983 申请日期 2003.03.21
申请人 SONY UNITED KINGDOM LIMITED 发明人 PAGE, MICHAEL
分类号 G10L19/00;H04L7/00;H04L12/40;H04L12/861;H04L29/06;H04L29/08;(IPC1-7):H04L12/64;H04L12/56 主分类号 G10L19/00
代理机构 代理人
主权项
地址