发明名称 Circuit for reducing standby leakage in a memory unit
摘要 A circuit for reducing standby leakage in a memory unit contains a capacitive divider coupled to the memory unit so as to generate a voltage across the memory unit, which is adequate to retain memory values during one of a sleep state and a standby state. An inductive circuit for reducing standby leakage in a memory unit includes an inductive divider coupled to the memory unit so as to generate a voltage across the memory unit, which is adequate to retain memory values during one of a sleep state and a standby state.
申请公布号 US2005018520(A1) 申请公布日期 2005.01.27
申请号 US20030626438 申请日期 2003.07.24
申请人 MARSHALL ANDREW 发明人 MARSHALL ANDREW
分类号 G11C5/14;G11C11/413;G11C11/417;(IPC1-7):G11C5/00 主分类号 G11C5/14
代理机构 代理人
主权项
地址