首页
产品
黄页
商标
征信
会员服务
注册
登录
全部
|
企业名
|
法人/股东/高管
|
品牌/产品
|
地址
|
经营范围
发明名称
Substituierte Diamino-1,3,5-Triazinderivate
摘要
申请公布号
DE69729153(T2)
申请公布日期
2005.01.27
申请号
DE19976029153T
申请日期
1997.09.24
申请人
JANSSEN PHARMACEUTICA N.V., BEERSE
发明人
KUKLA, MICHAEL JOSEPH;LUDOVICI, DONALD W.;JANSSEN, PAUL ADRIAAN JAN;HEERES, JAN;MOEREELS, HENRI EMIEL LODEWIJK
分类号
A61K31/53;A61P31/12;A61P31/18;A61P37/04;C07D251/18;C07D251/22;C07D403/06;C07D405/12;C07D409/12;(IPC1-7):C07D251/18
主分类号
A61K31/53
代理机构
代理人
主权项
地址
您可能感兴趣的专利
Enabling graphical notation for parallel programming
METHOD AND SYSTEM FOR NAVIGATIONALLY DISPLAYING HTTP SESSION ENTRY AND EXIT POINTS
Governance Framework for Architecture Design in a Service Oriented Enterprise
DISPLAYING DEVICE WITH USER-DEFINED DISPLAY REGIONS AND METHOD THEREOF
Opaque views for graphical user interfaces
Method and System for Creating Theme, Topic, and Story-Based Cover Pages
SYSTEM AND METHOD FOR PARALLEL SCANNING
SECOND CHANCE REPLACEMENT MECHANISM FOR A HIGHLY ASSOCIATIVE CACHE MEMORY OF A PROCESSOR
CACHE MEMORY AND A METHOD FOR SERVICING ACCESS REQUESTS
STRUCTURE FOR REDUCING COHERENCE ENFORCEMENT BY SELECTIVE DIRECTORY UPDATE ON REPLACEMENT OF UNMODIFIED CACHE BLOCKS IN A DIRECTORY-BASED COHERENT MULTIPROCESSOR
STORAGE APPARATUS, AND METHOD OF STOPPING OPERATION OF ADD-ON STORAGE DEVICE WHICH IS IN OPERATION WITHIN THE STORAGE APPARATUS
Power transmission member for head movement mechanism, and disk device equipped with the head movement mechanism
METHOD AND APPARATUS FOR DEBUGGING APPLICATION SOFTWARE IN INFORMATION HANDLING SYSTEMS OVER A MEMORY MAPPING I/O BUS
SYSTEM AND METHODS FOR HIGH RATE HARDWARE-ACCELERATED NETWORK PROTOCOL PROCESSING
Secure Inter-Module Communication Mechanism
DEVICE AND METHOD FOR PREVENTING WIRETAPPING ON POWER LINE
METHOD AND SYSTEM FOR PROVIDING VALUE HELP FEATURES TO INPUT FIELDS GENERATED FOR DYNAMICALLY SELECTED COLUMNS
OPTIMIZATION OF DISPLAYED RF COVERAGE
SYSTEM AND METHOD FOR COMPUTING MINIMUM DISTANCES BETWEEN TWO POINT CLOUDS
APPARATUS FOR TESTING SEMICONDUCTOR INTEGRATED CIRCUIT AND METHOD FOR TESTING SEMICONDUCTOR INTEGRATED CIRCUIT
