Sense amp equilibration device

摘要

A dynamic random access memory sense amp equilibration and biasing circuit with reduced transistor count allowing an interstitial layout, thus substantially reducing circuit area requirements.